Increased penetration of converter-based power generation has enforced system operators to require ancillary services from distributed generation in order to support the grid and improve the power system stability and reliability. Recent and next generation of grid codes require asymmetrical current provision during unbalanced faults for optimal voltage support. To address this, based on the highly used flexible positive and negative-sequence control method for current reference generation, this paper presents a general current reference strategy for asymmetrical fault control where a direct and explicit method is proposed to calculate power references and controller gains while simultaneously complying with converter current limitation and fulfilling the next generation of grid code requirements. The proposed method is tested for three distinct asymmetrical grid faults considering the requirements for dynamic voltage support of the recently revised German grid code as well as the next-generation grid codes. It is shown that the proposed method can improve the fault ride-through performance during asymmetrical faults compared to conventional solutions and comply with modern grid code requirements in a general and flexible manner.
I. INTRODUCTION
T ODAY, a high penetration of converter-based links are being assembled between Renewable Energy Sources (RES) and the external grid. These links are formed by interfaces of Voltage-Source Converters (VSCs), which entail that it is mostly the control strategy rather than topology and physical properties of the converter, which dominates the dynamic and static behavior, performance, and stability of modern power systems. This increased penetration of converter-based power generation has enforced Transmissions System Operators (TSOs) to require fault ride-through capability of installed converters in order to provide grid support during abnormal events. As a natural consequence of lightning, abnormal weather conditions, insulator wear-out, and human errors, grid faults do occur where Single Line-to-Ground (SLG) and Double Line-to-Ground (DLG) faults are the most Mads Graungaard Taul, Xiongfei Wang, Pooya Davari, and Frede Blaabjerg are all with the Department of Energy Technology at Aalborg University, Denmark (email: mkg@et.aau.dk, xwa@et.aau.dk, pda@et.aau.dk, fbl@et.aau.dk).
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common types of grid faults [1] . During an asymmetrical fault, the current reference strategy of a converter can be established in a numerous of different ways depending on converter and grid requirements.
Even though asymmetrical faults account for almost all grid faults, most grid codes do not state any directions and requirements regarding negative-sequence current injection during any type of fault [2] , [3] . Consequently, Balanced Positive Sequence Control (BPSC) is a widely used strategy in industrial applications [4] . Besides BPSC, which only provides positive-sequence current injection, a large body of literature describes methods for unbalanced current provision during asymmetrical faults [5] - [13] . These all have different control objectives such as the quality of injected current, mitigation of dc-link voltage ripple, and achievement of constant instantaneous active or reactive power provision. Additionally, several reviews of different asymmetrical current generation strategies including BPSC, constant active power control, constant reactive power control and Flexible Positive and Negative Sequence Control (FPNSC) are given in [14] - [16] . Here, the FPNSC is stated as a general and flexible control structure, which can accommodate several different control objectives dependent on two independent controller gains. Due to this flexibility, this structure is being highly utilized [8] , [10] , [15] , [17] together with different varieties of it [4] , [11] . Common to all of these methods is that the injection of positive and negative-sequence currents during asymmetrical faults is usually considered only from the converter point of view.
Seen from the grid point of view, limited work has been done considering the needs of the power system including grid code requirements. To that end, if only positive-sequence current is injected during an asymmetrical fault, the voltage is boosted in non-faulty phases, which may result in phase over-voltages. Furthermore, without provision of negativesequence current during asymmetrical faults, the difficulty of fault detection is highly increased for power system protection devices [18] . Therefore, seen from a grid-supporting point of view, negative-sequence reactive current injection should be supplied during asymmetrical faults [18] , [19] . As shown in [20] , dual-sequence current provision can support the grid by attenuating the negative-sequence voltage and boosting the positive-sequence voltage simultaneously. In the light of this, the recently revised German grid code VDE-AR-N 4120, which concerns installation of generators to the high-voltage network, actually includes requirements for negative-sequence current injection during asymmetrical faults [21] . To that end, requirements for negative-sequence current injection to installations in the medium-voltage network is recently issued in 2017 in VDE-AR-N 4110 [22] . For an open-access summary of the drafts, please refer to [23] , [24] . Here, dynamic reactive current support is demanded in the positive and negative sequences to minimize surges in non-faulty phases and achieve what is referred to as optimum grid support during asymmetrical grid faults. Considering the latest revisions from VDE, the current reference generation is no longer a question whether to improve different circumstances seen from the converter point of view, but to a higher extent fixed by e.g. the TSO in order to provide grid-supporting functionalities. Consequently, present current reference strategies (e.g. FPNSC) need to be able to manage this. The term next-generation grid codes is used as it is expected that with an increased share of converter-interfaced renewables, that future grid codes, like for the revisions from VDE, will demand dual-sequence current provision during asymmetrical faults. In this manner, how to calculate the power references of FPNSC during an asymmetrical fault in compliance with recent grid codes still remains an open question. In addition to this, how to determine the flexible gains which control the ratio between positive and negative-sequence active and reactive power needs to be further investigated. In [4] , [11] , the selection of controller gains is mapped to reveal its influence on the active and reactive power oscillations but no considerations of grid codes and voltage support are included.
Several studies consider the injection of positive and negative-sequence reactive current during asymmetrical faults to support the grid voltage [25] - [28] . In [25] , [26] , only the positive-sequence reactive current is regulated to comply with grid codes whereas the negative sequence reactive current is selected to eliminate active power oscillations during the fault. In [27] , a strategy is developed to avoid over-voltages and under-voltages based on grid voltage steady-state limits by injection of both positive and negative-sequence reactive current. A more recent publication from this group discusses an optimized control solution that either boosts the positivesequence voltage, attenuates the negative-sequence voltage, or maximizes the difference between positive and negativesequence magnitudes [28] . However, common to both studies is that the grid code requirements is only explicitly considered for the positive-sequence reactive current.
A few studies address the requirements for positive and negative-sequence current provision [2] , [29] , [30] . Here, a dual-sequence current provision strategy is proposed, but the method developed is not as flexible and general as FPNSC. Moreover, [2] does not include limitation of the converter current along with a description on how to distribute the active and reactive power when the converter currents are saturated. Further, in [29] , the full converter capacity is not utilized. In [30] , new curves for asymmetrical fault ride-through is proposed together with dynamic limits for the voltage parameters. Howbeit, this method proposes an improvement to existing grid code requirements and might, for that reason, not be the one to be considered for industrial applications that only consider currently applicable requirements. From this, in addition to the need for a direct method of calculating the necessary power references where the reactive power is prioritized, a direct method for calculating the controller gains of the FPNSC, taking into account converter current limitation as well as requirements for negative-sequence current provision in the modern and next-generation of grid codes is needed. Therefore, based on the FPNSC method, this paper presents a current reference generation strategy for asymmetrical faults where the power references and flexible controller gains can be explicitly derived while complying with converter current limitation and the next generation of grid code requirements. To accomplish this, the paper is structured as follows: Section II introduces the system of interest and presents the development of the FPNSC method. An analytical expression for the maximum converter current is derived in Section III. Section IV presents the proposed strategy which is validated and compared with three conventional solutions in Section V. Section VI includes the experimental verification of the proposed method. Finally, the paper is concluded in Section VII.
II. FLEXIBLE POSITIVE NEGATIVE SEQUENCE CONTROL
In order to develop a control structure which can operate successfully during unbalanced faults, a synchronization unit capable of accurately extracting the positive and negative sequences of the grid voltage is needed. This can be done in several ways including a Dual Second-Order Generalized Integrator PLL (DSOGI-PLL) [31] or a Decoupled Double Synchronous-Reference Frame PLL (DDSRF-PLL) [32] . Alongside accurate tracking of the positive and negativesequence components, the current controller needs to be able to regulate the negative-sequence current in addition to the positive sequence. This is normally done using Proportional-Resonant (PR) controllers in the stationary-reference frame or by implementing a dual-sequence SRF current controller consisting of four PI controllers, two for each sequence component, in the synchronous-reference frame. Besides these, the converter behavior is highly dependent on how the current reference is generated, which is the focus of this paper.
As described previously, since this paper aims to provide grid-supporting functionalities in conformity with modern grid codes, it is desired to employ a method where both positive and negative-sequence currents can be injected and controlled in a flexible manner. This includes injection of active power synchronized to the positive-sequence voltage, injection of capacitive reactive power synchronized to the positivesequence voltage (positive-sequence support) and injection of inductive reactive power synchronized to the negativesequence voltage (negative-sequence attenuation). To address this, the FPNSC framework is used in this work to generate the current references, which are to be calculated based on the proposed strategy. To that end, this paper employs a DSOGI-PLL for extracting the individual voltage sequences and PR controllers are used to regulate the positive and negativesequence currents.
The distributed generator considered in this paper (visualized in Fig. 1 ) represents the grid-side converter of e.g. a wind turbine system or Photovoltaic (PV) system, which consists of a grid-connected converter interfaced with the Point of Common Coupling (PCC) through an LCL-filter. A Direct Voltage Controller (DVC) regulates the active power reference whereas the reactive power reference is obtained from a higher control layer. For a three-phase three-wire system as shown in Fig. 1 , the voltages and currents can be fully described by the positive and negative-sequence components, [10] , as
Using the instantaneous power theory, the active and reactive power can be calculated as the dot product and cross product of the instantaneous voltages and currents respectively, as
where v ⊥ is an orthogonal 90 • leading version of the original positive-sequence voltage and a 90 • lagging version in the case of an original negative-sequence voltages [33] . Expressed in the stationary-reference frame this can be written as
Inserting the positive and negative-sequence components in (2), the active and reactive powers can be expressed as
and
The active and reactive powers consist of a constant term, originating from the dot product of voltage and current from the same sequence, and a second harmonic oscillatory term, originating from the dot product of voltage and current from different sequences. By isolating the injected currents and including flexible coefficients (k 1 , k 2 ) designed to regulate the ratio between the positive and negative sequence for the active and reactive power respectively, the highly used FPNSC method is obtained as [8] , [10] , [16] i P
Here i P * is the current vector contributing to active power whereas i Q * is the current vector contributing to reactive power. By expanding (6)-(7) into its αβ components, the FPNSC method can be written as
where P * and Q * are the references for the active and reactive power, respectively. The constant 2/3 is included since a peak invariant Clarke transformation is used whereas for the instantaneous power theory, as discussed previously, a power invariant method was considered for simplified analysis. Since this method, depending on the selection of k 1 and k 2 , might inject both positive and negative-sequence currents into the grid, it is needed to calculate the maximum current in each phase during an asymmetrical fault and limit it according to the maximum allowed value.
III. DERIVATION OF MAXIMUM CONVERTER CURRENTS
In order to limit the reference currents, an expression between the active and reactive power references, FPNSC coefficients (k 1 and k 2 ), and the corresponding converter current must be developed. Using the sequence components to represent the αβ-axis voltages as
and adopting the definitions from [8]
the current references presented in (8)-(9) can be written as
where
The positive-sequence and negative-sequence currents in (16)-(17) are shown in Fig. 2 where the addition of the positive and negative sequences form the resulting asymmetrical current, depicted as the elliptical loci in the stationary-reference frame. The goal is to derive an expression for the maximum value of the projection of the elliptical current to the abc-axes, which is shown as (Î a ,Î b ,Î c ) in Fig. 2 . Using the inverse Clarke transformation to derive the expression for the three-phase currents, this maximum projection can be calculated. This is expressed as
By expanding the trigonometric functions and using vector projections, e.g.
, the phase currents can be expressed as
Finally, the magnitude of the phase current can be found aŝ
which by simplification and by combining trigonometric functions can be written aŝ where δ = φ + − φ − . This expression for the peak value of the phase currents is to be used subsequently when calculating the power references of the proposed strategy.
IV. PROPOSED GRID CODE-BASED CURRENT REFERENCE GENERATION
This section presents the proposed strategy for generating the asymmetrical current references. First, the grid code requirements of interest are described and the associated reactive power reference needed for compliance is identified. Then, by using the developed expression for the peak value of the phase currents, the remaining capacity for active power provision is calculated such that the full converter capacity is utilized. Finally, the proposed strategy is described in a step-by-step manner in order to ease the understanding and the practical implementation of the method.
During a fault event, the requirements for the "stayconnected" duration vary depending on whether the generator considered is installed in the high-voltage or medium-voltage network and whether the fault is a three-phase or two-phase fault. The low-voltage ride-through requirements are shown in Fig. 3 for both grid codes considering negative-sequence current provision [21] , [22] . It is evident that more strict performance is required by two-phase faults and for generators installed in the high-voltage network (VDE-AR-N 4120). In addition to the demand to stay connected, the installed generators should inject positive and negative-sequence reactive current proportional to the change in positive and negativesequence voltage within 30 ms from fault detection. This is expressed as
where factor should be set to two if not otherwise specified, but must be in the range 2 ≤ k +,− ≤ 6. With an expression for calculating the peak value of each individual phase current at hand (26) , the selection of active and reactive power references can be described by taking into account the converter current constraint. As can be seen from (8) and (9), the αand the β-axis each consists of two terms. One term defined by k 1 , which distribute the active power reference into its positive and negative sequence components, and another term defined by k 2 , which distribute the reactive power reference into its positive and negative sequence components. Using this, one may write the reactive power reference as the sum of its sequence components as
where each component must be defined as
Previously, this relation was set based on some predefined ratio of the share of reactive power between the positive and negative sequence. Seen from the grid point of view, it might not be advantageous to select a constant value for k 2 but instead adaptively change it depending on the unbalance of the grid voltages. Considering that when a fault occurs, the maximum obtainable reactive power will be the power achieved if the full current capability is assigned to reactive current injection. To that end, the reactive current reference based on the grid code can be expressed as the positive and negative-sequence reactive power by
The reactive power reference can then be expressed as
and k 2 can then be calculated as
From this, the reactive power is now divided between the positive and negative sequence depending on the voltage unbalance factor, rather than a predefined value with the purpose of suppressing power oscillating terms. For instance, if a symmetrical fault appears, no negative-sequence voltage will be present and k 2 = 1, meaning that only the drop in positive-sequence voltage will be considered. However, as the negative-sequence component of the grid voltage increases, k 2 will tend to zero meaning that more and more efforts will be devoted to attenuate the negative-sequence component rather than boosting the positive-sequence component.
As can be seen from (32) , Q max needs to be calculated in order to obtain the reactive power reference. As carefully proven in the Appendix, by expanding (26) , the maximum phase current can be expressed as a function of the active and reactive power references together with the control coefficients (k 1 , k 2 ) as shown in (34) . Since the reactive power is prioritized over active power during a fault, Q max is calculated for P = 0. Note that for severe conditions where the full converter capacity is assigned to reactive power, the maximum power point tracker in the case of PV applications or the pitch angle control in the case of wind turbine applications aim to reduce the harvested active power. In addition to this, a dc chopper is used to dissipate accumulation of energy on the dc-link capacitor to avoid destructive over-voltages.
Using the expression for the maximum phase current during the fault in (34) , setting the active power reference to zero and solving for the reactive power reference, the maximum achievable value of reactive power without exceeding the phase current limitation is obtained as shown in (35) . It should be noted that Q max is the numerically smallest solution of Q calculated for the three values of γ. When Q max is calculated, Q + and Q − are calculated based on k + and k − together with the amplitude of the positive and negative-sequence voltage components. Then, when Q + and Q − have been calculated (inserted as Q * = Q + + Q − in (34)), the remaining active power capacity is found by solving for the active power in
The workable solution for this is
where the numerically smallest value of the solutions for γ is selected. The expressions for the coefficients of the secondorder equation are visualized in (34) . The calculated value of P * r is now compared to what is commanded by the dclink voltage controller or any external active power reference to either safely send through the just calculated active power reference or require active power curtailment by reducing the reference in order to avoid destructive converter over-currents.
Ultimately, this strategy has the ability to adopt the widely used FPNSC method where the power references and the flexible gain selection of k 2 are uniquely determined in terms of recent grid code requirements, all while the converter currents are limited to its maximum allowed value. This method, therefore, assists in resolving several limitations from stateof-the-art literature. At first, by using the FPNSC, the power references are directly specified and do not take the form of unknown or assumed known. Secondly, the selection of k 1 and k 2 in the FPNSC method is now explicitly formulated based on the grid code requirements as opposed to being selected based on a desired power fluctuation profile. Accordingly, the advantages of employing the proposed strategy are:
• Improved voltage unbalance factor. • Avoiding over-voltages at the PCC. The proposed current reference generation strategy for asymmetrical fault ride-through is clearly summarized below in a step-by-step fashion:
1 Identify k + , k − from the grid code, and specify I lim .
2 Calculate V + , V − , δ, k 2 , and set k 1 = 1.
If k − = 0, then set k 2 = 0 to avoid k 2 being undefined due to division by zero. Else if V − < 0.1 pu then set k 2 = 1.
3 Calculate Q max using (35) . Note that if the denominator in the √ x function is not strictly positive then set Q max = 0. If k 2 = 1 then Q max = 3 2 I lim V + , to also take symmetrical faults into account. 4 Calculate the required reactive power reference based on the grid code using (30), (31) , and include the external reference such that Q * = Q + + Q − + Q * ext . Note that if Q * > Q max , then set Q * = Q max . 5 Calculate the remaining capacity for active power provision. Insert Q * in (37) and solve for the lowest remaining capacity for active power P * r for the three values of γ. Note that, if −4a(c − I 2 lim ) + b 2 < 0, then set P * r = 0.
6 Limit or pass the active power reference, which is calculated from the active current reference from the dc-link voltage controller (DVC) as
Modify the active power reference if needed:
The control diagram of the proposed strategy including sequence extraction, the FPNSC method, current controller, and outer dc-link voltage controller is shown in Fig. 4 . a) Remarks: In the case that the current controller is implemented into two synchronous-reference frames, one for the each phase sequence, the current references in the stationary coordinates, as shown in (8)-(9), are simply transformed into dq-coordinates using the positive and negative sequence phase angles detected using the sequence extractor, here the DSOGI-PLL.
Besides this, with the presented method, it is needed to calculate the active and reactive power references alongside k 1 , k 2 to fulfill the grid code requirements and safely limit the converter currents. From (27) , one could instead directly use the expressions for the positive and negative sequence reactive current references without having to consider any power references. Since the components in (27) are dc values in steadystate, one could implement these current references directly in the dq-rotating frame. Considering this and Q * ext = 0, the dq-current references for both sequences may be calculated as
needs to be calculated based on the needed active power from the dc-link controller while limiting the converter current and prioritizing reactive current injection. Even though this implementation is indeed possible and its derivation may be simplified, it may impair the controller computational efficiency. At first, two synchronous-references frames must be used, each containing two PI controllers. Secondly, a decoupling network should be included to eliminate second-order harmonic oscillations in the measurements, and four additional Park transformations are required for the calculation, which significantly increases the computational burden. In addition, the active and reactive power references are calculated in this work as it is beneficial to develop a method which can be directly applied to already existing solutions, e.g. FPNSC. In this way, the user can easily switch between different control objectives including the proposed method by only Fig. 4 . Control diagram of proposed method including DSOGI-PLL for sequence extraction, FPNSC for generation of the current references and an inner current controller which provides the voltage reference for the VSC. modifying k 1 and k 2 . Nevertheless, if one desires to implement the current references directly in the synchronous-reference frame, this could be done using a DDSRF current controller as depicted in Fig. 5 .
Lastly, it was mentioned in the introduction that the dynamics of the power system will be mostly dominated by the converter control rather than the topology. However, it should be noted as it is disclosed in [34] , that a Modular Multilevel Converter (MMC) will observe limitations in the operating range during asymmetrical conditions due to its circuit topology. Here, some amount of zero-sequence provision needs to be provided to guarantee the balancing of the cell capacitors. To that end, for a condition where the unbalance factor approaches one, the requirements for zero-sequence provision approaches infinity. This is carefully mapped in [34] and should be addressed if an MMC topology is considered for the strategy presented in this work.
V. VALIDATION AND COMPARISON OF PROPOSED STRATEGY
In this section, the proposed current reference generation strategy is tested during three asymmetrical grid faults and compared to three different design strategies using the FP-NSC method. A simulation model is developed in MATLABs Simulink using PLECS blockset and the main parameters of the system in Fig. 1 are shown in Table I . The settling times of the DSOGI-PLL and the current controller are 20 ms and 10 ms, respectively. As evident from Table I , the converter current is constrained to 1.2 pu during the fault instead of the nominal current. Considering the short duration of the fault, then in practice, the power switches are typically capable of withstanding temporary higher currents [29] , [35] . To take into account the coupling between sequences during the fault, a Delta-wye (Dy) grounded transformer is included, which can interact with the ground and the interconnected sequences at the fault location. Thus, the over-voltages experienced in a real application might not be recognized if the fault is simply emulated by controlling each grid phase voltage independently. In that case, a set of voltages can be constructed and the response by the converter can be identified, but how the converter control is influencing the voltages in a realistic system cannot be accurately determined since the coupling between the phases is neglected.
Three fault types are considered: a single line-to-ground, a double line-to-ground, and a line-to-line fault. All faults are considered solid (zero fault impedance) and the performance of the proposed method is compared to three different usages of the FPNSC method: BPSC, constant active power control, and constant reactive power control.
At first, a comparison to the conventionally used BPSC is conducted. For the BPSC, the parameters in the FPNSC are selected as k 1 = 1 and k 2 = 1. For the second comparison, the gain parameters for the FPNSC method are selected as
which aim to accomplish constant instantaneous active power injection. The last comparison is between the proposed strategy and the constant instantaneous reactive power strategy. For this case, k 1 and k 2 are simply interchanged from what is shown in (40) [16] . For the BPSC, constant active power, and constant reactive power strategies, reactive power support is solely based on the positive-sequence requirements of the grid code with k + = 2. When the enforced reactive power has been calculated, the remaining capacity is allocated to active power injection with the restriction that the magnitude of the injected currents should remain less than I lim . For all the simulated cases, if the remaining capacity for active power is lower than the feed-in dc-side power, then the dc-chopper circuit is activated to dissipate any accumulation of energy. Fig. 6 . Simulation results for a single line-to-ground solid fault for FPNSC using the BPSC design method and the proposed method.
A. Comparison to BPSC
The comparison to the BPSC method is presented in Fig.  6, Fig. 7, and Fig. 8 respectively. Each figure consists of six sub-figures (a)-(f) where (a) is the three-phase grid current, (b) is the positive and negative sequences of the converter current, (c) is the three-phase voltages at the primary-side of the Dy transformer, (d) is the three-phase voltages at the secondary-side of the Dy transformer, (e) is the positive sequence, negative sequence, and Voltage Unbalance Factor (VUF) (V − /V + ) of the primary-side PCC voltage, and (f) is the voltage at the dc-link capacitor. All values are given in per-unit. As it can be seen in all three cases, the proposed method, which complies with the next generation of grid codes for negative-sequence reactive current provision, results in a lower voltage unbalance factor at the PCC. To that end, the peak-to-peak dc-link ripple is reduced for the line-to-line ( Fig.  8 ) and the double line-to-ground faults (Fig. 7 ). Yet, the dclink ripple is increased for the SLG fault. This occurs since the proposed strategy does not concentrate on the dc-link ripple but only on the positive and negative sequence requirements stated by the grid code.
From Fig. 6 , it can be noticed that since only positive sequence support is considered for the BPSC, the full capacity of the converter is not being utilized, even though the active power from the dc-side is being transferred as well. Besides this, it can be seen from the SLG fault ( Fig. 6 ) and the line-toline fault (Fig. 8) , that without provision of negative-sequence reactive current (BPSC), over-voltages occur in one or more of the PCC phase voltages. From Fig. 6 , it can be seen that an over-voltage at 1.12 pu is present at the primary side of the Fig. 7 . Simulation results for a double line-to-ground solid fault for FPNSC using the BPSC design method and the proposed method. Fig. 8 . Simulation results for a line-to-line solid fault for FPNSC using the BPSC design method and the proposed method. Dy transformer. The opposite phenomenon is evident from the line-to-line fault in Fig. 8 where the PCC over-voltage is occurring at the secondary side rather than the primary side.
Here the over-voltage at the secondary side is 1.13 pu with BPSC, where it is reduced to 0.96 pu using the proposed method as inductive reactive current is provided for negativesequence attenuation.
B. Comparison to Constant Active Power Strategy
The results for the three considered fault types where the FPNSC method is designed to accomplish constant active power injection are shown in Fig. 9, Fig. 10 , and Fig. 11 . As the active power injection for this method is constant, a low dc-link ripple is evident from the results during all three fault types. As the FPNSC using the constant active power strategy only aims to inject positive sequence reactive current according to conventional grid codes, it can be seen that the positive sequence current injection is dominant using this strategy. Yet, the VUF is significantly lower when using the proposed method, which includes the negative sequence attenuation. For the DLG and line-to-line fault, these are both so severe that the full current capacity of the converter is being prioritized for voltage support. As can be seen from Fig. 10 and Fig.  11 , the difference between constant active power injection and the proposed strategy is small even though the unbalance factor is improved using the proposed strategy for the line-toline fault. This similarity between these two methods occurs since with a low-voltage fault, the full current capacity is being allocated to reactive power injection, meaning that the requested active power is reduced to zero. Therefore, the large Fig. 10 . Simulation results for a double line-to-ground solid fault for FPNSC using the constant active power design method and the proposed method. Fig. 11 . Simulation results for a line-to-line solid fault for FPNSC using the constant active power design method and the proposed method. difference between k 1 in the two strategies cannot be seen since P * = 0. Apart from that, if one takes the positive and negative sequence voltage components of the PCC voltage from Fig. 10 , then the value of k 2 for the proposed method and constant active power is almost identical, which explain their alike performance during this specific case.
C. Comparison to Constant Reactive Power Strategy
Finally, the results obtained using the constant reactive power strategy of FPNSC compared to the proposed method are displayed in Fig. 12, Fig. 13 , and Fig. 14. It can be seen that the voltage unbalance factor and dc-link voltage ripple for all the three fault types are considerably improved with the proposed method as the injection of negative sequence inductive current is provided. Besides this, for the case of an SLG fault and a line-to-line fault, the proposed method eliminates the severe over-voltages that arise at the primary and secondary side of the Dy transformer when employing the constant reactive power method.
D. Mapping of Full Comparison
For a clear comparison between the strategies, the main outcome regarding voltage unbalanced factor and phase overvoltages from the results in Fig. 6 -Fig. 14 are shown in Table II . Here it can be seen, that the proposed use of the FPNSC method is the only method that does not result in phase over-voltages during any of the fault types analyzed. Furthermore, the voltage unbalance factor is highly improved using the proposed method. It should be noticed that since the grid faults considered are solid, the voltage sag is so deep that Fig. 13 . Simulation results for a double line-to-ground solid fault for FPNSC using the constant reactive power design method and the proposed method. the method of constant active power injection will actually improve its performance in the sense of over-voltages and the voltage unbalance factor as the active power reference has to be reduced to zero during the fault to prioritize reactive power injection. Hence, as it has been shown, the proposed strategy complies with recently applicable and future grid codes in a flexible and general manner without exceeding the converter current limitation. To that end, the proposed strategy is shown to improve the performance of the fault ride-through of the converter in all cases when compared to the most conventional usage of the FPNSC strategy: BPSC, constant active power control, and constant reactive power control.
VI. EXPERIMENTAL RESULTS
To verify the proposed method experimentally, a comparison to the BPSC is performed considering an SLG fault as well as a DLG fault. Compared to the simulated system, some modifications have been made for the laboratory setup. At first, a constant dc-link voltage is considered. Secondly, to be able to fully visualize the advantages of the proposed method, the coupling between the phase sequences, which occurs from the path between the faulted lines and the transformer grounding, needs to be included. However, this implies that a low impedance path must be physically constructed between the conducting phases and the grounding of the transformer. As this introduces very high short-circuit currents, this is not achievable in the laboratory due to limitations in the connected fault impedance and the power electronics-based grid simulator used to emulate the external grid. Due to this, the Dy transformer is neglected and the grid simulator is directly used to generate the asymmetrical voltage sag of interest. For a detailed description of the experimental setup used, please refer to [36] . The parameters listed in Table I is as well used for the experimental verification. The experimental results of the BPSC and the proposed method for an SLG fault and a DLG fault are presented in Fig. 15(a) and Fig. 15(b) , respectively. As the dc-link voltage is constant, the active and reactive power are shown in subfigure (e) instead.
In this way, since oscillations in the active power are translated to the dc-link voltage, the active power can be seen as a verification of the dc-link voltages shown for the simulated cases in Fig. 6 and Fig. 7 . Without the Dy transformer, it is seen that the exact values for the positive-sequence, negativesequence, and VUF of the PCC voltage are different. However, the same trend is observed as the proposed method improves the VUF and decreases the peak value of the phase voltages, meaning that in a realistic scenario of an SLG fault, the overvoltage issue seen on the primary side of the transformer will be eliminated using the proposed method. The similar behavior is seen for the DLG in Fig. 15(b) where the sequence components are different but the VUF is again improved. Additionally, it can be observed that the active power is nearly constant during the DLG fault using the proposed method. This is in direct agreement with the simulation results presented in Fig. 7 where the dc-link voltage was observed to be nearly constant. Consequently, the presented experimental results of the modified experimental setup do indeed verify the performance and advantages of the proposed method.
VII. CONCLUSION
Addressing the recently enforced and next generation grid codes, this paper proposes a flexible and general control strategy for asymmetrical fault ride-through of grid-connected VSCs. A thorough derivation of the employed asymmetrical current reference strategy alongside an analytical expression for the maximum converter current are given. This, together with requirements from recent grid codes of asymmetrical current provision during unbalanced faults, is used to formulate an extension of the FPNSC method where the current reference generation is uniquely determined by the fault condition and predefined constants from the grid code. The proposed method is verified during three severe asymmetrical fault conditions: a single-line-to-ground fault, a double-line-to-ground fault, and a line-to-line fault, which is then compared with an existing industrial solution alongside other popular usages of the FPNSC method. The contributions of this paper are twofold. Firstly, the proposed method enables compliance with modern and future grid code requirements regarding asymmetrical fault ride-through using a flexible and general formulation. Secondly, the highly utilized FPNSC method, which previously did not comprise uniquely determined controller coefficients and power references, is extended to be uniquely described by taking into account the aforementioned new grid code requirements for asymmetrical reactive current provision.
APPENDIX
Proof. To derive (34), the task is to identify P * and Q * from (26) such that the phase currents are limited toÎ. Using the trigonometric identify that cos(a + b) = cos(a) cos(b) − (26) can be written as 2I + I − (cos(2γ + δ) cos(θ p + θ n ) + sin(2γ + δ) sin(θ p + θ n )) (41) since cosine and sine are even and odd functions, respectively. By again using the trigonometric identity to expand cos(θ p + θ n ) and sin(θ p + θ n ), one can express (41) as 2I + I − cos(2γ + δ) (cos(θ p ) cos(θ n ) − sin(θ p ) sin(θ n )) +2I + I − sin(2γ + δ) (sin(θ p ) cos(θ n ) + cos(θ p ) sin(θ n )) .
Referring to the definitions from (18) and (19), then I + p = I + cos(θ p ), I + q = I + sin(θ p ), I − p = I − cos(θ n ), I − q = I − sin(θ n ). Using these, (42) can be expressed as and collecting the terms of P * and Q * , one arrives at the expression presented in (34) .
